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Abstract—This paper presents a new technique for measuring
the capacitor voltages in a modular multilevel converter (MMC)
using a reduced number of voltage sensors. With this technique,
the minimum number of voltage sensors per arm is two. Each
sensor measures the output voltage of a set of submodules (SMs)
connected in series and acquires a new measurement when there
is only one SM activated within the set. The acquired value
corresponds to the capacitor voltage of the activated SM minus
the voltage drops produced in the switches. A simple mathe-
matical model is used to estimate all the SM capacitor voltages,
and it is then updated whenever there is a new measurement
available. An algorithm that enforces the periodic update of the
voltage measurements is also presented. The proposed measuring
technique highly reduces the number of voltage sensors, hence
reducing the complexity and costs of the signal conditioning and
data acquisition stages. Simulation and experimental results are
presented to demonstrate the efficiency of the proposed technique.
Index Terms—Modular multilevel converter, Voltage measure-
ment, Capacitor voltage estimator, Reduced number of sensors.
I. INTRODUCTION
MULTILEVEL converters are attractive power convertertopologies for medium and high power applications
[1], [2]. Among the multilevel converter topologies, the mod-
ular multilevel converter (MMC) [3]–[7] offers several salient
features which make it a competitive solution for high-voltage
direct current (HVDC) transmission systems [8], [9] and flex-
ible alternating current transmission systems (FACTS) [10].
The most attractive features of the MMC are [6]: (i) its
modularity and scalability to different power and voltage
levels, (ii) its high efficiency, (iii) the high quality of the output
voltages, and (iv) the absence of additional capacitors on the
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dc-link, as the storage is distributed among the capacitors in
the submodules (SMs) of the converter.
The general topology of an MMC consists of two arms
per phase-leg, where each arm comprises N series-connected,
identical SMs and a series arm inductor, L. Each SM consists
of a half-bridge circuit and a capacitor C. The output voltage
of each SM (vSM ) is either equal to its capacitor voltage when
the SM is activated (vC), or it is zero when deactivated. To
synthesize the voltage waveforms at the ac-side of the MMC,
multiple modulation techniques can be used [6]. Most of them
are based on defining the number of SMs to be activated
in each of the arms, and the particular SMs are determined
by a voltage balancing algorithm [11], [12]. Almost all of
these voltage balancing techniques operate in closed-loop and
hence the values of the SM capacitor voltages need to be
known. In this paper, a phase-disposition PWM (PD-PWM)
technique with a voltage balancing algorithm based on sorting
the capacitor voltages is used.
The capacitor voltages are usually obtained by direct mea-
surement of all the SM capacitors. In real applications of the
MMC, the number of SMs per arm (N ) can reach into the
hundreds [8]. Therefore, a large number of voltage sensors is
required in order to provide signal measurements that need
to be acquired and adapted. Aside from compromising its
reliability, this complicates the implementation and control of
the MMC.
Several studies have been performed to solve this challenge.
Multiple open-loop techniques, based on modulation patterns
or carrier rotation, have been developed [13]–[15], but their
stability may be compromised because of the open-loop op-
eration. Recently, techniques based on advanced estimators
have also appeared. In [16], the capacitor voltage values are
calculated from other variables including the arm currents and
the dc-link voltage, and in [17], the capacitor voltages are
estimated by the arm currents and corrected by measuring the
arm voltages. Closed-loop voltage balancing algorithms that
reduce the processing time in MMCs with a large number
of SMs have also been proposed [11], [18], [19], however
they do not reduce the number of voltage sensors required.
A technique to reduce the hardware complexity of the voltage
sensing stage maintaining closed-loop operation was presented
in [20]. In that publication, the SM capacitor voltage signals
are multiplexed, measuring only a part of the signals each
sampling period. The SM capacitor voltages are estimated in
between the measurements. Although the technique presented
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Fig. 1. Distribution example of measuring sensors on a phase-leg. Each arm
is divided into two sets of SMs.
in [20] does not reduce the number of sensors, it highly
reduces the complexity of the acquisition stage.
In this paper, a new technique to determine the SM capacitor
voltages by using a reduced number of voltage sensors is
presented. The minimum number of voltage sensors required
per arm is two. Each voltage sensor is connected at the output
of a set of SMs in series, acquiring the voltage measurement
only when one SM of the set is activated. The acquired value
corresponds to the capacitor voltage of the activated SM minus
the voltage drops in the semiconductors, which can be easily
estimated. Similarly to [20], since the measurements of all the
capacitor voltages are not always available, they are estimated
by a mathematical model between actual measures. In this
mathematical model the capacitor voltage values are updated
whenever there is an actual measurement available. In order
to ensure a periodic update of each of the estimated capacitor
voltages, an algorithm that enforces measurement of each
capacitor voltage is also introduced to improve the proposed
sensing technique.
The proposed measuring technique can be implemented
instead of the traditional individual measurement technique
but using significantly fewer voltage sensors. This technique
is capable of estimating the capacitor voltages properly under
both steady-state operation and transients. However, the mea-
suring system might not be able to operate properly if one
or more SMs fail. The proposed technique can also be used
as a complementary measuring system in order to improve
reliability by providing the system with fault tolerance. This
is a topic that is being extensively studied nowadays [21]–[24].
Providing the measuring system with fault-tolerance capability
by using the proposed technique will be studied in future
Fig. 2. Measurement example in an arm with six SMs (N=6).
research work.
The remainder of this paper is organized as follows. Sec-
tion II defines the operating principles of the measuring
technique. Section III describes the enforced measuring algo-
rithm. Section IV present simulation and experimental results.
Section V summarizes the main conclusions of this work.
II. PRINCIPLES OF OPERATION
A. Voltage Measurement
In the proposed measuring technique, each arm of the
converter is divided into sets of SMs, using a voltage sensor for
each set. The sensors are connected at the output of the series-
connected SMs, measuring the sum of the voltages supplied
by the SMs of the specific set. The measured voltage vSjx,
where j indicates the upper or lower arm (j = {u, l}) and x
the number of the measuring set, is a multilevel waveform that
will be acquired when only one SM of the measuring set is
activated, obtaining a voltage almost equal to the capacitor
voltage of the activated SM. The difference between the
real and the measured capacitor voltage corresponds to the
voltage drop in the on-state switches, which can be considered
negligible or be estimated easily.
In order to avoid switching noise, the voltage measurements
are synchronized with the pulse-width modulator. The capaci-
tor voltage is sampled at the midpoint between switchings, i.e.
when the triangular carrier is maximum and minimum. More-
over, the measurements acquired very close to a switching
transition are rejected.
Fig. 1 shows a diagram of a phase-leg of the converter divid-
ing each arm into two sets. The figure shows the distribution
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Fig. 3. Block diagram of the proposed measuring technique.
of the sets and the connection points of the sensors in the
phase-leg.
A measurement example of an MMC arm with N=6 is
depicted in Fig. 2. Since there is only one SM activated in
each set at this particular instant, each sensor in the example
measures the voltage of a single SM capacitor; i.e., vSu1 and
vSu2 are practically equal to vCu1 and vCu5, respectively.
B. Voltage Estimation
Due to its principle of operation, the measuring technique on
its own does not provide the instantaneous capacitor voltages
at all times. Therefore, it is complemented with an algorithm
that calculates the estimated capacitor voltage value since the
last measurement. The estimation has to be performed for all
the SMs, so a simple and fast-processing algorithm should
be used. By knowing the state of the SMs sj(n) and the arm
current ij , the capacitor voltages vCj (n) are calculated by:
vCj (n) =
1
C
∫ t
t0
sj(n)ijdt+ VCj(n)0 , (1)
where C is the nominal value of the capacitors, n = {1, ..., N}
indicates the number of SM, t0 is the last measuring time of
the capacitor voltage, and VCj(n)0 is the measured capacitor
voltage at t0. When a new measurement of the capacitor
voltage is available, the integral term in (1) is reset and VCj(n)0
becomes the measured voltage. Hence, the error accumulated
in the capacitor voltage estimator is periodically eliminated by
incorporating the actual voltage measurement.
The use of estimation algorithms that are executed continu-
ously in the central processing unit (CPU), allows responding
rapidly to dynamic changes of the converter operation. Any
standard CPU can process the estimation algorithm very
quickly, allowing the MMC controllers to operate with no
practical speed limitations due to the implementation of the
proposed measuring technique. The periodic measurements of
the capacitor voltages are used only to update the values of
the estimators in order to avoid accumulative errors in the
estimated voltages.
In fact, in MMCs with a high number of levels, the proposed
technique can even reduce the response time because the es-
timation algorithm can be executed faster than the acquisition
of many SM capacitor voltages.
In this paper, the proposed measuring technique includes a
simple and fast-processing algorithm for the estimation of the
capacitor voltages. However, more accurate estimation models,
like those presented in [16] and [20], could also be used.
C. System Integration
The block diagram depicted in Fig. 3 shows the different
processes that integrate the proposed voltage measuring tech-
nique. First, the set voltages (vSjx) are acquired and their
correspondence with a single capacitor voltage measurement is
checked. An individual counter (Cntj(n)) is used for each SM
and it is increased with any new measurement. If the measure
corresponds to a single SM capacitor voltage, that value is
updated in the estimator and its corresponding counter is reset.
The estimated voltages are sent to the enforced measuring
algorithm that, if necessary, modifies their values in order to
facilitate the single measurement of a particular capacitor. The
performance of this algorithm is detailed in Section III.
4As shown in the block diagram in Fig. 3, the measuring
technique provides the capacitor voltages to the voltage bal-
ancing algorithm as an input, without affecting its internal
performance. Therefore, this technique is not only independent
of the modulation technique implemented, but also on the
algorithm used to balance the capacitor voltages. In the case
of using a voltage balancing algorithm without switching
frequency limiter, estimation inaccuracies may modify the
switching frequency because several SMs can be activated
and deactivated at any switching transition to balance the
capacitor voltages. However, if a voltage balancing algorithm
with controlled switching frequency is used [25], [26], only
one SM is activated or deactivated per switching transition,
achieving constant switching frequency regardless the value
of the capacitor voltages.
The proposed technique reduces significantly the number
of voltage sensors required in the MMC. It provides input
information continuously to the voltage balancing algorithm
and consequently its processing time is not affected. Further
investigation can lead to new voltage balancing algorithms
with reduced processing times thanks to using the knowledge
of the capacitor voltages dynamics to avoid sorting all the SMs
every sampling period.
D. Minimum Number of Sensors
The measuring technique could be applied by dividing each
arm into only one measuring set of SMs; i.e., using one
voltage sensor per arm. However, its application range would
be limited, since voltage measurements would be performed
when only one SM per arm is activated. In MMCs with a
high number of SMs, this situation would never happen when
operating with low modulation indices. For this reason, the
measuring technique is used with a minimum of two sensors
per arm, each one of them will measure the voltage supplied
by half of SMs in the arm. The use of two measuring sets
per arm allows measurements to be performed when N /2+1
SMs or less are activated, a situation that appears for all
the modulation indices. To perform the measurement, only
one SM in a measuring set is activated and the rest are in
the other set. Furthermore, although the minimum number of
sensors in the arm is two, this number can be increased in
order to improve the measuring frequency and therefore reduce
the maximum error accumulated in the capacitor voltage
estimators.
An example of the operation range of the proposed tech-
nique depending on the number of sets per arm is depicted in
Fig. 4. In this example, the number of SMs per arm is eight
(N = 8) and the reference signal can range in the interval
[−1, 1]. The yellow areas are those in which a single SM
of a set can be activated in the upper arm. Fig. 4(a) shows
the case of using a single sensor per arm. In this case, a
single SM of the upper arm will be activated only when
the reference signal is located within the two upper zones.
Since the reference signal will only reach those zones when
operating with high modulation indices (ma > 0.5 in this
example), measurements can not be performed for the full
operation range of the converter. One the other hand, Fig. 4(b)
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Fig. 4. Measuring range example for the upper arm with N=8 when using:
(a) one and (b) two measuring sets per arm.
shows the case of using two voltage sensors per arm. Now, the
yellow areas where a single SM in each set may be activated
involve both low and large modulation indices. Consequently,
capacitor voltage measurements can be performed for the full
range of operation of the converter.
E. Practical Implementation
In high-voltage applications, where the number of SMs per
arm is very high, different aspects have to be considered
to select the proper number of voltage sensors. The main
criterion that should be optimized is the actual measuring
frequency of the capacitor voltages. The sampling frequency
of the voltage sensor is always twice the switching frequency.
However, actual measures are performed when only one SM
in the measuring set is active, and only one SM is measured
at a time. For this reason, the higher is the number of SMs in
a measuring set, the lower is the actual measuring frequency.
This measuring frequency depends on several factors, such as
the number of SMs per measuring set, the switching frequency,
the modulation index, the voltage balancing algorithm, etc.,
it is therefore difficult to adjust and thus it is adjusted
empirically.
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For example, in an MMC with 200 SMs per arm, 20 voltage
sensors per arm can be used, which corresponds to one sensor
for each 10 SMs. This means a significant reduction in the
cost and complexity of the measuring system.
There is a second criterion that must be taken into account
when defining the number of voltage sensors: the maximum
voltage range of the sensor. The voltage sensors used in
the proposed measuring technique have to withstand voltage
values much larger than their usual measuring value, i.e., the
voltage of a single capacitor. As the maximum voltage range
is proportional to the number of SMs in a measuring set, this
parameter has to be considered when defining the number of
voltage sensors.
The requirement of withstanding a maximum voltage range
much higher than the usual measuring value leads to an
important reduction on the accuracy of the measurements.
In order to solve this problem, a signal conditioning stage
based on a voltage limiter is proposed. A schematic of the
proposed solution is depicted in Fig. 5, where the measured
voltage is reduced using a precision voltage divider made
with resistors. The voltage seen by the voltage transducer is
limited using a series of Zener diodes. This circuit reduces the
maximum voltage applied to the sensor without compromising
the measurement accuracy.
III. ENFORCED MEASURING ALGORITHM
The proposed technique uses the favorable situations that
happen in the operation of the MMC to perform the individual
capacitor voltage measurement. However, it does not ensure
measurement of all the SM capacitor voltages in a delimited
time interval. For this reason, the measuring technique can
be complemented by an enforced measuring algorithm. If a
particular SM capacitor voltage is not measured for a certain
time, the enforced measuring algorithm will facilitate the
activation of that SM alone in the measuring set.
Unlike the measuring and estimation technique, the enforced
measuring algorithm depends on the internal operation of the
voltage balancing algorithm. In this paper, a voltage balancing
algorithm based on sorting the SM capacitor voltages has been
considered [26]. This algorithm also reduces the switching
frequency of the power devices by activating or deactivating
the minimum number of SMs whenever there is a change
Fig. 6. Block diagram of the enforced measuring algorithm.
in the output voltage level. The switching reduction feature
is not necessary for the operation of the enforced measuring
algorithm, which would also work properly with other sorting
techniques [9].
In order to implement the enforced algorithm, the time since
the last single measurement of each SM (Cntj(n)) needs to
be considered. If a particular time surpasses a pre-defined
limit, the enforced measuring algorithm will be activated. In
order not to interfere much with the operation of the converter,
this algorithm will increase the probability of the SM to be
activated alone in the measuring set by increasing its priority
and decreasing the priority of the other SMs in the same
measuring set. This is achieved by modifying the capacitor
voltage values v∗Cj(n) introduced in the voltage balancing
algorithm. In the case that the direction of the arm current is
such that it charges the SM capacitors, the estimated voltage
of the target SM will be decreased by a certain percentage δ. It
is increased by the same amount if the arm current goes in the
discharging direction. The priority reduction of the other SMs
in the measuring set is achieved by proceeding in the opposite
way, i.e., by increasing and decreasing their estimated voltage
value a percentage δ when the direction of the arm current
tends to charge or discharge their capacitors, respectively.
The percentage δ is designed to increase the priority of the
SMs to be activated or deactivated. For a proper design, the
SM capacitor voltage value that is increased or decreased by a
percentage δ has to be higher or lower than all the other SMs,
respectively. However, in order not to disturb excessively the
voltage balancing operation, δ should increase the priority of
the modified SM capacitor voltage value just a little over the
maximum voltage of the SMs that are not modified. A good
reference for the value of δ is to be twice the capacitor voltage
ripple amplitude operating under rated conditions, i.e., if the
voltage ripple amplitude is 5% of the reference value, δ should
be set to about 10%.
A block diagram showing the proposed enforcing algorithm
is depicted in Fig. 6. In this figure, the algorithm of the priority
modification process is detailed. The requirements for activat-
ing the enforced measuring algorithm are also summarized.
The first of these requirements is an excessive amount of
time in which single measurements of an SM capacitor voltage
have not been taken. However, as this algorithm modifies the
6TABLE I
SPECIFICATIONS OF THE SIMULATION AND LABORATORY TEST
CONVERTERS
Parameter Simulation Experimental
Number of SMs per Arm, N 20 8
SM Capacitors, C 1500µF 1500µF
Arm Inductors, L 3 mH 3 mH
DC-Link Voltage, Vdc 40 kV 400 V
Carrier Frequency, fsw 5 kHz 1.724 kHz
Sampling Frequency, fsamp 100 kHz 34.482 kHz
Output Frequency, f 50 Hz 50 Hz
Grid Inductor, LAC 12 mH -
RMS Grid Voltage, VAC 9.9 kV -
RMS Load Current, Ia 200 A -
Load Current Phase Angle, ϕ 45◦ -
Load Resistor, Ra - 17 Ω
Load Inductor, La - 6 mH
operation of the converter, more considerations have to be
taken into account to minimize its negative effects. Performing
single measurements in a particular arm can only happen
during one half-period of the modulation signal and when the
values are near zero, i.e., when the number of SMs activated
in the arm is less than or equal to N /2+1. For this reason,
the enforced measuring algorithm will only be activated in
the adequate half-period, i.e., when the modulation signal is
positive for the upper arm and negative for the lower arm.
A second restriction that has to be considered in the applica-
tion of the enforced measuring algorithm is that more than one
SM can surpass the real measuring time limit at the same time.
As only one SM can be enforced at a time, an order between
them has to be imposed. A measuring priority could be defined
by taking the times from the last single measurement and
sorting them from the maximum to the minimum, but this
may interfere significantly with the voltage balancing process,
as explained next.
When enforcing a measurement, some time is required for
changing the activated SMs between two different measuring
sets. That is, if a particular SM capacitor in a measuring set
needs to be measured and other SMs in the same set are
activated, they have to be deactivated and the same amount
need to be activated in other measuring sets. When using
a voltage balancing algorithm with reduced switching tran-
sitions, a limited number of SMs will change each switching
period and therefore several switching periods are needed until
a voltage measurement can be performed. Let’s assume that
three capacitor voltages need to be measured because they
have exceeded the time limit, and that the first SM is in the
measuring set Setu1, the second one is in the measuring set
Setu2, and the third one is again in Setu1. Since the enforcing
process will need some time to translate the activated SMs
from one set to another, the enforced measuring process will
start by focusing on the SMs that have surpassed the time
limit in the same set before changing to another set. In this
example, all the voltage measurements required in Setu1 will
be performed before proceeding with Setu2.
The enforced measuring algorithm modifies the values sent
to the balancing algorithm in order to facilitate the activation of
the desired SMs, but it does not force additional switching in
the SMs. Moreover, when a voltage balancing algorithm with
reduced switching frequency is used [25], [26], the switching
frequency of the SMs is exactly the same. The unique negative
effect produced by the enforced measuring algorithm is a slight
increase in the capacitor voltage imbalances, as the voltage
values seen by the balancing algorithm are different than the
estimated/real ones.
IV. SIMULATION AND EXPERIMENTAL RESULTS
A. Simulation Results
The proposed measuring technique has been implemented in
MATLAB/Simulink. Simulation studies have been performed
using a switched model of a three-phase MMC connected to
the grid through inductors LAC . Nonideal acquisition effects
have been modeled by adding random noise to both the voltage
and current sensors. The results have been obtained for an
MMC with twenty SMs per arm (N=20) and where only two
voltage sensors per arm are used. The specifications of this
test converter are given in Table I.
A level-shifted PWM (LS-PWM) technique is implemented
and the capacitor voltages are balanced using the algorithm
proposed in [26]. A sinusoidal signal is generated as a voltage
reference for the converter. A circulating current (icirc) con-
troller is implemented to regulate the internal dynamics of the
converter [27] besides reducing the capacitor voltage ripples.
The controller is based on modifying the upper and lower
arm modulation signals to regulate the circulating current.
The reference of the modulation signal is calculated from the
instantaneous values of the output current (ia) and modulation
signal (vm), as follows:
i∗circ =
iavm
2
. (2)
Fig. 7 presents the simulation results of the capacitor
voltages of the upper arm SMs operating with a modulation
index ma=0.7. Two measuring techniques are compared; in
Fig. 7(a) individual voltage sensors per SM are used while in
Fig. 7(b) the proposed measuring technique is applied. Due
to small differences between the estimated and the measured
capacitor voltages, the capacitor voltages in Fig. 7(b) show
more dispersion than those in Fig. 7(a), nevertheless such im-
balances are small and within acceptable limits. Arm currents
do not present any differences, demonstrating the effectiveness
of the circulating current controller when using the proposed
technique. It should be remarked that 40 voltage sensors per
phase-leg would be required with the traditional measuring
technique in this example, while our proposal requires only
four sensors.
In order to demonstrate the effectiveness of the technique
in correcting the accumulated errors, a simulation study using
different SM capacitances has been performed. In this simula-
tion, the capacitances have been modified randomly, following
a normal distribution with a mean value of 1500µF and a
variance of 10%. Fig. 8 presents the simulation results when
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Fig. 7. Simulation results with N = 20 and ma = 0.7. Upper arm capacitor
voltages and arm currents with: (a) individual and (b) the proposed measuring
techniques.
using the proposed technique in a converter with the same
conditions than those in Fig. 7, but randomly modifying the
capacitance values. Fig. 8(a) shows the capacitor voltages of
the upper arm SMs and Fig. 8(b) shows the estimation errors
(the estimated value minus the real value) of the capacitor
voltages vCau11, vCau14, and vCau15, which capacitances are
1745µF, 1500µF and 1227µF, respectively. As it can be seen
the errors are periodically corrected, although the capacitor
voltages are less balanced and have increased voltage ripples.
This is due to both, the intrinsic system dynamic and the
updated information provided by actual measurements.
The periodic updating with actual values provides robust-
ness to the estimation algorithm. However, if one or more
capacitors have a capacitance significantly smaller than the
nominal one, the proposed measuring system may produce
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Fig. 8. Simulation results with the proposed measuring technique when
considering different capacitances: (a) Upper arm capacitor voltages and (b)
errors of the estimated capacitor voltages vCau11, vCau14, and vCau15,
which capacitances are 1745µF, 1500µF, and 1227µF, respectively.
instability to the converter. This can be demonstrated by a
simplified analysis where the capacitor voltage ripples are
neglected. Then, if a capacitor voltage was different than the
reference value, the voltage balancing algorithm would activate
or deactivate the corresponding SM until the estimated voltage
equals the other capacitor voltages in the arm. However, if
the real capacitance of the SM (Creal) was smaller than the
expected one (Cest), i.e. the nominal capacitance, the change
in the capacitor voltage (∆vreal) would be larger than the
estimated one (∆vest):
∆vreal = ∆vest
Cest
Creal
. (3)
If the actual capacitance was smaller than half the estimated
capacitance (Creal < Cest/2), the variation of the capacitor
voltage after compensation would be more than twice the
estimated variation, and consequently the error of the voltage
would be larger than the original one but in the opposite direc-
tion. The measuring system would realize of this in the next
sampling and consequently the balancing controller will try to
compensate for it. Then, the absolute value of the error would
increase continuously making the system unstable. On the
contrary, in the case that the SM capacitance was larger than
half of the estimated one (Creal > Cest/2) the absolute value
of the error after compensating would decrease and hence the
system would be stable. It should be remarked that, in practice,
having a capacitance smaller than 50% of its nominal value
is not expected. Furthermore, the instability problem can be
easily avoided by using an estimation algorithm that updates
the capacitor values.
A single line-to-ground fault has been simulated to evaluate
the proposed measuring technique performance during current
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Fig. 9. Simulation results using the proposed measuring technique with a
single line-to-ground fault: (a) Upper arm capacitor voltages and (b) output
currents.
Fig. 10. MMC phase-leg laboratory prototype with eight SMs per arm (N =
8).
transients. Fig. 9(a) show the upper arm capacitor voltages and
Fig. 9(b) the output currents during a fault in Phase a, which
has been applied from t = 0.035 s to t = 0.105 s. Despite the
current transients, the estimation method works properly, and
the capacitor voltages are well balanced at all times.
B. Experimental Results
The proposed measuring technique has been implemented
and tested in a low-power laboratory prototype of a phase-leg,
with eight SMs per arm (N =8) operating with an R-L load.
The prototype has been implemented using silicon-carbide
(SiC) technology, with MOSFET devices CREE CMF20120D
and Schottky diodes CREE C4D10120D. Main control and
acquisition have been performed using a dSPACE DS1103
platform and ControlDesk software. A photograph of the
experimental prototype is presented in Fig. 10. Control and
modulation of the converter is performed as explained in
Subsection IV-A, and the main data of the prototype are
given in Table I. Different static and dynamic tests have been
performed in order to demonstrate the effectiveness of the
proposed technique.
Figs. 11 and 12 present experimental results obtained with
the individual measuring technique and the proposed tech-
nique, respectively. Both tests have been obtained working
with a modulation index ma = 0.9. Figs. 11(a) and 12(a)
show the upper arm capacitor voltages. As it can be seen,
the voltages in Fig 12(a) with the proposed technique present
a slightly higher dispersion than those in Fig 11(a), but
without increasing significantly the capacitor voltage ripple
amplitudes. Figs. 11(b) and 12(b)present the output voltages
of the converter, while Figs. 11(c) and 12(c) depict the output
current. No significant differences can be appreciated in the
waveforms between using the individual and the proposed
measuring techniques. Therefore, it can be stated that the
performance of the MMC with the proposed technique is very
similar to using the individual measuring technique.
The effectiveness of the proposed technique has been evalu-
ated by measuring the dispersion of the capacitor voltages. The
parameter to quantify such dispersion is the standard deviation,
which is calculated for each instant of time, as follows:
sN =
√√√√ 1
N
N∑
n=1
(vCj(n) − vCj)2 , (4)
where vCj is the average value of all the capacitor voltages in
the arm at that instant of time. The instantaneous value of the
standard deviation has been averaged by a moving window of
one-period width.
The averaged standard deviation of the capacitor voltages
obtained with the individual measuring technique and the
proposed technique are depicted in Fig. 13. Although the
deviation curve is slightly higher with the proposed technique,
it is relatively close to the one using the individual measuring
technique. The average value of the standard deviation for the
whole time interval represented is 1.04V for the individual
measuring technique and 1.43Vfor the proposed technique.
In order to test the dynamic response of the proposed
technique, experimental results operating with load changes
have been obtained and are represented in Fig. 14. In this
figure, the resistive component of the R-L load changes from
68 Ω to 17 Ω. Then, it returns to the initial value (68 Ω).
The circulating current controller explained in Section IV-A
is implemented. Fig. 14(a) depicts the upper arm capacitor
voltages. As it can be observed, the capacitor voltages are
quickly balanced when the load resistance value is decreased.
On the contrary, some more time is required to achieve voltage
balance when increasing the load resistance value. This delay
is due to a change in the dynamic of the voltage balancing
algorithm and it has nothing to do with the proposed measuring
technique. When increasing the load resistance value, the
output current and the arm currents decrease, and therefore
the capability of the voltage balancing dynamic is reduced
accordingly. The arm currents and the output current during
this process are shown in Figs. 14(b) and (c) respectively.
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Fig. 11. Experimental results when using the individual measuring technique
with N = 8 and ma = 0.9: (a) Upper arm capacitor voltages, (b) output
voltage, and (c) output current.
V. CONCLUSION
In this paper, a new capacitor voltage measuring technique
for MMCs has been presented. Each sensor is able to measure
the capacitor voltages of multiple SMs. The arms of the MMC
are divided into sets of SMs connected in series, and each
sensor measures the output voltage of one of these sets. Two
sensors per arm is the minimum number required; therefore,
the total number of sensors is drastically reduced, and thus also
the complexity and cost of the data acquisition system. The
measuring technique involves capacitor voltage estimators that
are updated whenever there is an actual measurement. This is
performed when only one SM in the measuring set is activated.
Despite the simplicity of the estimator, the fact that the voltage
values are periodically updated limits the maximum accumu-
lated error. The technique is complemented with an enforced
measuring algorithm to ensure periodical refreshment of all
the capacitor voltages. Simulation and experimental results
demonstrate the effectiveness of the proposed technique. The
capacitor voltage ripples increase slightly, but without com-
promising proper operation of the converter. This technique
is especially interesting for MMCs with a large number of
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Fig. 12. Experimental results when using the proposed measuring technique
with N = 8 and ma = 0.9: (a) Upper arm capacitor voltages, (b) output
voltage, and (c) output current.
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Fig. 13. Averaged standard deviation of the upper arm capacitor voltages
obtained from experimental results with ma = 0.9.
SMs, due to the significantly lower number of voltage sensors
required.
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